summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/implicit-null-checks.mir
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/X86/implicit-null-checks.mir')
-rw-r--r--llvm/test/CodeGen/X86/implicit-null-checks.mir134
1 files changed, 67 insertions, 67 deletions
diff --git a/llvm/test/CodeGen/X86/implicit-null-checks.mir b/llvm/test/CodeGen/X86/implicit-null-checks.mir
index 889c4834de2..31361ac27e3 100644
--- a/llvm/test/CodeGen/X86/implicit-null-checks.mir
+++ b/llvm/test/CodeGen/X86/implicit-null-checks.mir
@@ -391,15 +391,15 @@ liveins:
- { reg: '%esi' }
# CHECK: bb.0.entry:
# CHECK: %eax = MOV32ri 2200000
-# CHECK-NEXT: %eax = FAULTING_OP 1, %bb.3.is_null, {{[0-9]+}}, %eax, %rdi, 1, %noreg, 0, %noreg, implicit-def %eflags :: (load 4 from %ir.x)
-# CHECK-NEXT: JMP_1 %bb.1.not_null
+# CHECK-NEXT: %eax = FAULTING_OP 1, %bb.3, {{[0-9]+}}, %eax, %rdi, 1, %noreg, 0, %noreg, implicit-def %eflags :: (load 4 from %ir.x)
+# CHECK-NEXT: JMP_1 %bb.1
body: |
bb.0.entry:
liveins: %esi, %rdi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.3.is_null, implicit %eflags
+ JE_1 %bb.3, implicit %eflags
bb.1.not_null:
liveins: %esi, %rdi
@@ -407,7 +407,7 @@ body: |
%eax = MOV32ri 2200000
%eax = AND32rm killed %eax, killed %rdi, 1, %noreg, 0, %noreg, implicit-def dead %eflags :: (load 4 from %ir.x)
CMP32rr killed %eax, killed %esi, implicit-def %eflags
- JE_1 %bb.4.ret_100, implicit %eflags
+ JE_1 %bb.4, implicit %eflags
bb.2.ret_200:
%eax = MOV32ri 200
@@ -433,7 +433,7 @@ liveins:
# CHECK: bb.0.entry:
# CHECK: %eax = MOV32rm killed %rdx, 1, %noreg, 0, %noreg :: (volatile load 4 from %ir.ptr)
# CHECK-NEXT: TEST64rr %rdi, %rdi, implicit-def %eflags
-# CHECK-NEXT: JE_1 %bb.3.is_null, implicit %eflags
+# CHECK-NEXT: JE_1 %bb.3, implicit %eflags
body: |
bb.0.entry:
@@ -441,7 +441,7 @@ body: |
%eax = MOV32rm killed %rdx, 1, %noreg, 0, %noreg :: (volatile load 4 from %ir.ptr)
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.3.is_null, implicit %eflags
+ JE_1 %bb.3, implicit %eflags
bb.1.not_null:
liveins: %esi, %rdi
@@ -449,7 +449,7 @@ body: |
%eax = MOV32ri 2200000
%eax = AND32rm killed %eax, killed %rdi, 1, %noreg, 0, %noreg, implicit-def dead %eflags :: (load 4 from %ir.x)
CMP32rr killed %eax, killed %esi, implicit-def %eflags
- JE_1 %bb.4.ret_100, implicit %eflags
+ JE_1 %bb.4, implicit %eflags
bb.2.ret_200:
@@ -475,14 +475,14 @@ liveins:
- { reg: '%esi' }
# CHECK: bb.0.entry:
# CHECK: TEST64rr %rdi, %rdi, implicit-def %eflags
-# CHECK-NEXT: JE_1 %bb.3.is_null, implicit %eflags
+# CHECK-NEXT: JE_1 %bb.3, implicit %eflags
body: |
bb.0.entry:
liveins: %esi, %rdi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.3.is_null, implicit %eflags
+ JE_1 %bb.3, implicit %eflags
bb.1.not_null:
liveins: %esi, %rdi
@@ -491,7 +491,7 @@ body: |
%eax = ADD32ri killed %eax, 100, implicit-def dead %eflags
%eax = AND32rm killed %eax, killed %rdi, 1, %noreg, 0, %noreg, implicit-def dead %eflags :: (load 4 from %ir.x)
CMP32rr killed %eax, killed %esi, implicit-def %eflags
- JE_1 %bb.4.ret_100, implicit %eflags
+ JE_1 %bb.4, implicit %eflags
bb.2.ret_200:
%eax = MOV32ri 200
@@ -516,14 +516,14 @@ liveins:
- { reg: '%rsi' }
# CHECK: bb.0.entry:
# CHECK: TEST64rr %rdi, %rdi, implicit-def %eflags
-# CHECK-NEXT: JE_1 %bb.3.is_null, implicit %eflags
+# CHECK-NEXT: JE_1 %bb.3, implicit %eflags
body: |
bb.0.entry:
liveins: %rsi, %rdi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.3.is_null, implicit %eflags
+ JE_1 %bb.3, implicit %eflags
bb.1.not_null:
liveins: %rsi, %rdi
@@ -531,7 +531,7 @@ body: |
%rdi = MOV64ri 5000
%rdi = AND64rm killed %rdi, killed %rdi, 1, %noreg, 0, %noreg, implicit-def dead %eflags :: (load 4 from %ir.x)
CMP64rr killed %rdi, killed %rsi, implicit-def %eflags
- JE_1 %bb.4.ret_100, implicit %eflags
+ JE_1 %bb.4, implicit %eflags
bb.2.ret_200:
%eax = MOV32ri 200
@@ -556,14 +556,14 @@ liveins:
- { reg: '%rsi' }
# CHECK: bb.0.entry:
# CHECK: %rbx = MOV64rr %rdx
-# CHECK-NEXT: %rbx = FAULTING_OP 1, %bb.3.is_null, {{[0-9]+}}, %rbx, %rdi, 1, %noreg, 0, %noreg, implicit-def %eflags :: (load 4 from %ir.x)
+# CHECK-NEXT: %rbx = FAULTING_OP 1, %bb.3, {{[0-9]+}}, %rbx, %rdi, 1, %noreg, 0, %noreg, implicit-def %eflags :: (load 4 from %ir.x)
body: |
bb.0.entry:
liveins: %rsi, %rdi, %rdx
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.3.is_null, implicit %eflags
+ JE_1 %bb.3, implicit %eflags
bb.1.not_null:
liveins: %rsi, %rdi, %rdx
@@ -572,7 +572,7 @@ body: |
%rbx = AND64rm killed %rbx, killed %rdi, 1, %noreg, 0, %noreg, implicit-def dead %eflags :: (load 4 from %ir.x)
%rdx = MOV64ri 0
CMP64rr killed %rbx, killed %rsi, implicit-def %eflags
- JE_1 %bb.4.ret_100, implicit %eflags
+ JE_1 %bb.4, implicit %eflags
bb.2.ret_200:
%eax = MOV32ri 200
@@ -611,7 +611,7 @@ body: |
CFI_INSTRUCTION offset %rbx, -16
%rbx = MOV64rr %rdi
TEST64rr %rbx, %rbx, implicit-def %eflags
- JE_1 %bb.2.leave, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.stay:
liveins: %rbx
@@ -648,7 +648,7 @@ body: |
liveins: %rdi, %rsi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
@@ -668,8 +668,8 @@ body: |
name: use_alternate_load_op
# CHECK-LABEL: name: use_alternate_load_op
# CHECK: bb.0.entry:
-# CHECK: %rax = FAULTING_OP 1, %bb.2.is_null, {{[0-9]+}}, %rdi, 1, %noreg, 0, %noreg
-# CHECK-NEXT: JMP_1 %bb.1.not_null
+# CHECK: %rax = FAULTING_OP 1, %bb.2, {{[0-9]+}}, %rdi, 1, %noreg, 0, %noreg
+# CHECK-NEXT: JMP_1 %bb.1
# CHECK: bb.1.not_null
alignment: 4
@@ -682,7 +682,7 @@ body: |
liveins: %rdi, %rsi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
@@ -701,8 +701,8 @@ body: |
name: imp_null_check_gep_load_with_use_dep
# CHECK-LABEL: name: imp_null_check_gep_load_with_use_dep
# CHECK: bb.0.entry:
-# CHECK: %eax = FAULTING_OP 1, %bb.2.is_null, {{[0-9]+}}, %rdi, 1, %noreg, 0, %noreg, implicit-def %rax :: (load 4 from %ir.x)
-# CHECK-NEXT: JMP_1 %bb.1.not_null
+# CHECK: %eax = FAULTING_OP 1, %bb.2, {{[0-9]+}}, %rdi, 1, %noreg, 0, %noreg, implicit-def %rax :: (load 4 from %ir.x)
+# CHECK-NEXT: JMP_1 %bb.1
alignment: 4
tracksRegLiveness: true
liveins:
@@ -713,7 +713,7 @@ body: |
liveins: %rsi, %rdi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.1.is_null, implicit %eflags
+ JE_1 %bb.1, implicit %eflags
bb.2.not_null:
liveins: %rdi, %rsi
@@ -733,8 +733,8 @@ name: imp_null_check_load_with_base_sep
# CHECK-LABEL: name: imp_null_check_load_with_base_sep
# CHECK: bb.0.entry:
# CHECK: %rsi = ADD64rr %rsi, %rdi, implicit-def dead %eflags
-# CHECK-NEXT: %esi = FAULTING_OP 1, %bb.2.is_null, {{[0-9]+}}, %esi, %rdi, 1, %noreg, 0, %noreg, implicit-def %eflags
-# CHECK-NEXT: JMP_1 %bb.1.not_null
+# CHECK-NEXT: %esi = FAULTING_OP 1, %bb.2, {{[0-9]+}}, %esi, %rdi, 1, %noreg, 0, %noreg, implicit-def %eflags
+# CHECK-NEXT: JMP_1 %bb.1
alignment: 4
tracksRegLiveness: true
liveins:
@@ -745,7 +745,7 @@ body: |
liveins: %rsi, %rdi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.1.is_null, implicit %eflags
+ JE_1 %bb.1, implicit %eflags
bb.2.not_null:
liveins: %rdi, %rsi
@@ -764,8 +764,8 @@ body: |
name: inc_store
# CHECK-LABEL: name: inc_store
# CHECK: bb.0.entry:
-# CHECK: %noreg = FAULTING_OP 3, %bb.2.is_null, {{[0-9]+}}, %rdi, 1, %noreg, 0, %noreg, %rsi
-# CHECK-NEXT: JMP_1 %bb.1.not_null
+# CHECK: %noreg = FAULTING_OP 3, %bb.2, {{[0-9]+}}, %rdi, 1, %noreg, 0, %noreg, %rsi
+# CHECK-NEXT: JMP_1 %bb.1
# CHECK: bb.1.not_null
alignment: 4
@@ -778,7 +778,7 @@ body: |
liveins: %rdi, %rsi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
@@ -794,8 +794,8 @@ body: |
name: inc_store_plus_offset
# CHECK-LABEL: inc_store_plus_offset
# CHECK: bb.0.entry:
-# CHECK: %noreg = FAULTING_OP 3, %bb.2.is_null, {{[0-9]+}}, %rdi, 1, %noreg, 16, %noreg, %rsi
-# CHECK-NEXT: JMP_1 %bb.1.not_null
+# CHECK: %noreg = FAULTING_OP 3, %bb.2, {{[0-9]+}}, %rdi, 1, %noreg, 16, %noreg, %rsi
+# CHECK-NEXT: JMP_1 %bb.1
# CHECK: bb.1.not_null
alignment: 4
@@ -808,7 +808,7 @@ body: |
liveins: %rdi, %rsi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
@@ -825,8 +825,8 @@ name: inc_store_with_dep
# CHECK-LABEL: inc_store_with_dep
# CHECK: bb.0.entry:
# CHECK: %esi = ADD32rr killed %esi, killed %esi, implicit-def dead %eflags
-# CHECK-NEXT: %noreg = FAULTING_OP 3, %bb.2.is_null, {{[0-9]+}}, %rdi, 1, %noreg, 16, %noreg, %esi
-# CHECK-NEXT: JMP_1 %bb.1.not_null
+# CHECK-NEXT: %noreg = FAULTING_OP 3, %bb.2, {{[0-9]+}}, %rdi, 1, %noreg, 16, %noreg, %esi
+# CHECK-NEXT: JMP_1 %bb.1
# CHECK: bb.1.not_null
alignment: 4
@@ -839,7 +839,7 @@ body: |
liveins: %rdi, %rsi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
@@ -857,7 +857,7 @@ name: inc_store_with_dep_in_null
# CHECK-LABEL: inc_store_with_dep_in_null
# CHECK: bb.0.entry:
# CHECK: TEST64rr %rdi, %rdi, implicit-def %eflags
-# CHECK-NEXT: JE_1 %bb.2.is_null, implicit killed %eflags
+# CHECK-NEXT: JE_1 %bb.2, implicit killed %eflags
# CHECK: bb.1.not_null
alignment: 4
@@ -870,7 +870,7 @@ body: |
liveins: %rdi, %rsi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
@@ -892,7 +892,7 @@ name: inc_store_with_volatile
# CHECK-LABEL: inc_store_with_volatile
# CHECK: bb.0.entry:
# CHECK: TEST64rr %rdi, %rdi, implicit-def %eflags
-# CHECK-NEXT: JE_1 %bb.2.is_null, implicit killed %eflags
+# CHECK-NEXT: JE_1 %bb.2, implicit killed %eflags
# CHECK: bb.1.not_null
alignment: 4
@@ -905,7 +905,7 @@ body: |
liveins: %rdi, %rsi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
@@ -922,7 +922,7 @@ name: inc_store_with_two_dep
# CHECK-LABEL: inc_store_with_two_dep
# CHECK: bb.0.entry:
# CHECK: TEST64rr %rdi, %rdi, implicit-def %eflags
-# CHECK-NEXT: JE_1 %bb.2.is_null, implicit killed %eflags
+# CHECK-NEXT: JE_1 %bb.2, implicit killed %eflags
# CHECK: bb.1.not_null
alignment: 4
@@ -935,7 +935,7 @@ body: |
liveins: %rdi, %rsi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
@@ -954,7 +954,7 @@ name: inc_store_with_redefined_base
# CHECK-LABEL: inc_store_with_redefined_base
# CHECK: bb.0.entry:
# CHECK: TEST64rr %rdi, %rdi, implicit-def %eflags
-# CHECK-NEXT: JE_1 %bb.2.is_null, implicit killed %eflags
+# CHECK-NEXT: JE_1 %bb.2, implicit killed %eflags
# CHECK: bb.1.not_null
alignment: 4
@@ -967,7 +967,7 @@ body: |
liveins: %rdi, %rsi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
@@ -984,8 +984,8 @@ body: |
name: inc_store_with_reused_base
# CHECK-LABEL: inc_store_with_reused_base
# CHECK: bb.0.entry:
-# CHECK: %noreg = FAULTING_OP 3, %bb.2.is_null, {{[0-9]+}}, %rdi, 1, %noreg, 16, %noreg, %esi
-# CHECK-NEXT: JMP_1 %bb.1.not_null
+# CHECK: %noreg = FAULTING_OP 3, %bb.2, {{[0-9]+}}, %rdi, 1, %noreg, 16, %noreg, %esi
+# CHECK-NEXT: JMP_1 %bb.1
# CHECK: bb.1.not_null
alignment: 4
@@ -998,7 +998,7 @@ body: |
liveins: %rdi, %rsi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
@@ -1017,7 +1017,7 @@ name: inc_store_across_call
# CHECK-LABEL: inc_store_across_call
# CHECK: bb.0.entry:
# CHECK: TEST64rr %rbx, %rbx, implicit-def %eflags
-# CHECK-NEXT: JE_1 %bb.2.is_null, implicit killed %eflags
+# CHECK-NEXT: JE_1 %bb.2, implicit killed %eflags
# CHECK: bb.1.not_null
alignment: 4
@@ -1037,7 +1037,7 @@ body: |
CFI_INSTRUCTION offset %rbx, -16
%rbx = MOV64rr killed %rdi
TEST64rr %rbx, %rbx, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rbx
@@ -1059,7 +1059,7 @@ name: inc_store_with_dep_in_dep
# CHECK-LABEL: inc_store_with_dep_in_dep
# CHECK: bb.0.entry:
# CHECK: TEST64rr %rdi, %rdi, implicit-def %eflags
-# CHECK-NEXT: JE_1 %bb.2.is_null, implicit killed %eflags
+# CHECK-NEXT: JE_1 %bb.2, implicit killed %eflags
# CHECK: bb.1.not_null
alignment: 4
@@ -1072,7 +1072,7 @@ body: |
liveins: %rdi, %rsi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
@@ -1092,7 +1092,7 @@ name: inc_store_with_load_over_store
# CHECK-LABEL: inc_store_with_load_over_store
# CHECK: bb.0.entry:
# CHECK: TEST64rr %rdi, %rdi, implicit-def %eflags
-# CHECK-NEXT: JE_1 %bb.2.is_null, implicit killed %eflags
+# CHECK-NEXT: JE_1 %bb.2, implicit killed %eflags
# CHECK: bb.1.not_null
alignment: 4
@@ -1105,7 +1105,7 @@ body: |
liveins: %rdi, %rsi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
@@ -1124,7 +1124,7 @@ name: inc_store_with_store_over_load
# CHECK-LABEL: inc_store_with_store_over_load
# CHECK: bb.0.entry:
# CHECK: TEST64rr %rdi, %rdi, implicit-def %eflags
-# CHECK-NEXT: JE_1 %bb.2.is_null, implicit killed %eflags
+# CHECK-NEXT: JE_1 %bb.2, implicit killed %eflags
# CHECK: bb.1.not_null
alignment: 4
@@ -1137,7 +1137,7 @@ body: |
liveins: %rdi, %rsi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
@@ -1156,7 +1156,7 @@ name: inc_store_with_store_over_store
# CHECK-LABEL: inc_store_with_store_over_store
# CHECK: bb.0.entry:
# CHECK: TEST64rr %rdi, %rdi, implicit-def %eflags
-# CHECK-NEXT: JE_1 %bb.2.is_null, implicit killed %eflags
+# CHECK-NEXT: JE_1 %bb.2, implicit killed %eflags
# CHECK: bb.1.not_null
alignment: 4
@@ -1169,7 +1169,7 @@ body: |
liveins: %rdi, %rsi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
@@ -1186,8 +1186,8 @@ body: |
name: inc_store_with_load_and_store
# CHECK-LABEL: inc_store_with_load_and_store
# CHECK: bb.0.entry:
-# CHECK: %noreg = FAULTING_OP 2, %bb.2.is_null, {{[0-9]+}}, %rdi, 1, %noreg, 0, %noreg, %esi, implicit-def %eflags
-# CHECK-NEXT: JMP_1 %bb.1.not_null
+# CHECK: %noreg = FAULTING_OP 2, %bb.2, {{[0-9]+}}, %rdi, 1, %noreg, 0, %noreg, %esi, implicit-def %eflags
+# CHECK-NEXT: JMP_1 %bb.1
# CHECK: bb.1.not_null
alignment: 4
@@ -1200,7 +1200,7 @@ body: |
liveins: %rdi, %rsi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
@@ -1217,8 +1217,8 @@ body: |
name: inc_store_and_load_no_alias
# CHECK-LABEL: inc_store_and_load_no_alias
# CHECK: bb.0.entry:
-# CHECK: %eax = FAULTING_OP 1, %bb.2.is_null, {{[0-9]+}}, %rdi, 1, %noreg, 0, %noreg :: (load 4 from %ir.ptr)
-# CHECK-NEXT: JMP_1 %bb.1.not_null
+# CHECK: %eax = FAULTING_OP 1, %bb.2, {{[0-9]+}}, %rdi, 1, %noreg, 0, %noreg :: (load 4 from %ir.ptr)
+# CHECK-NEXT: JMP_1 %bb.1
# CHECK: bb.1.not_null
alignment: 4
@@ -1231,7 +1231,7 @@ body: |
liveins: %rdi, %rsi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
@@ -1250,7 +1250,7 @@ name: inc_store_and_load_alias
# CHECK-LABEL: inc_store_and_load_alias
# CHECK: bb.0.entry:
# CHECK: TEST64rr %rdi, %rdi, implicit-def %eflags
-# CHECK-NEXT: JE_1 %bb.2.is_null, implicit killed %eflags
+# CHECK-NEXT: JE_1 %bb.2, implicit killed %eflags
# CHECK: bb.1.not_null
alignment: 4
@@ -1263,7 +1263,7 @@ body: |
liveins: %rdi, %rsi
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
@@ -1282,7 +1282,7 @@ name: inc_spill_dep
# CHECK-LABEL: inc_spill_dep
# CHECK: bb.0.entry:
# CHECK: TEST64rr %rdi, %rdi, implicit-def %eflags
-# CHECK-NEXT: JE_1 %bb.2.is_null, implicit killed %eflags
+# CHECK-NEXT: JE_1 %bb.2, implicit killed %eflags
# CHECK: bb.1.not_null
alignment: 4
@@ -1299,7 +1299,7 @@ body: |
%rsp = frame-setup SUB64ri8 %rsp, 8, implicit-def dead %eflags
MOV32mr %rsp, 1, %noreg, 0, %noreg, %esi :: (store 4 into %stack.0)
TEST64rr %rdi, %rdi, implicit-def %eflags
- JE_1 %bb.2.is_null, implicit killed %eflags
+ JE_1 %bb.2, implicit killed %eflags
bb.1.not_null:
liveins: %rdi, %rsi
OpenPOWER on IntegriCloud