summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/implicit-null-checks.mir
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/X86/implicit-null-checks.mir')
-rw-r--r--llvm/test/CodeGen/X86/implicit-null-checks.mir4
1 files changed, 0 insertions, 4 deletions
diff --git a/llvm/test/CodeGen/X86/implicit-null-checks.mir b/llvm/test/CodeGen/X86/implicit-null-checks.mir
index b2b7acaf5da..16a1a1ca2dc 100644
--- a/llvm/test/CodeGen/X86/implicit-null-checks.mir
+++ b/llvm/test/CodeGen/X86/implicit-null-checks.mir
@@ -85,7 +85,6 @@
name: imp_null_check_with_bitwise_op_0
# CHECK-LABEL: name: imp_null_check_with_bitwise_op_0
alignment: 4
-allVRegsAllocated: true
tracksRegLiveness: true
liveins:
- { reg: '%rdi' }
@@ -128,7 +127,6 @@ body: |
---
name: imp_null_check_with_bitwise_op_1
alignment: 4
-allVRegsAllocated: true
tracksRegLiveness: true
liveins:
- { reg: '%rdi' }
@@ -176,7 +174,6 @@ body: |
name: imp_null_check_with_bitwise_op_2
# CHECK-LABEL: name: imp_null_check_with_bitwise_op_2
alignment: 4
-allVRegsAllocated: true
tracksRegLiveness: true
liveins:
- { reg: '%rdi' }
@@ -220,7 +217,6 @@ body: |
name: imp_null_check_with_bitwise_op_3
# CHECK-LABEL: name: imp_null_check_with_bitwise_op_3
alignment: 4
-allVRegsAllocated: true
tracksRegLiveness: true
liveins:
- { reg: '%rdi' }
OpenPOWER on IntegriCloud