summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/2008-02-14-BitMiscompile.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/X86/2008-02-14-BitMiscompile.ll')
-rw-r--r--llvm/test/CodeGen/X86/2008-02-14-BitMiscompile.ll3
1 files changed, 1 insertions, 2 deletions
diff --git a/llvm/test/CodeGen/X86/2008-02-14-BitMiscompile.ll b/llvm/test/CodeGen/X86/2008-02-14-BitMiscompile.ll
index 259a3acd2db..fdc1c3bb67b 100644
--- a/llvm/test/CodeGen/X86/2008-02-14-BitMiscompile.ll
+++ b/llvm/test/CodeGen/X86/2008-02-14-BitMiscompile.ll
@@ -1,4 +1,4 @@
-; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=i386-unknown-unknown | FileCheck %s
define i32 @test(i1 %A) {
@@ -9,7 +9,6 @@ define i32 @test(i1 %A) {
; CHECK-NEXT: negl %eax
; CHECK-NEXT: movzbl %al, %eax
; CHECK-NEXT: retl
-;
%B = zext i1 %A to i32
%C = sub i32 0, %B
%D = and i32 %C, 255
OpenPOWER on IntegriCloud