summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/RISCV/inline-asm-f-constraint-f.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/RISCV/inline-asm-f-constraint-f.ll')
-rw-r--r--llvm/test/CodeGen/RISCV/inline-asm-f-constraint-f.ll24
1 files changed, 12 insertions, 12 deletions
diff --git a/llvm/test/CodeGen/RISCV/inline-asm-f-constraint-f.ll b/llvm/test/CodeGen/RISCV/inline-asm-f-constraint-f.ll
index 25bce62952a..c91b1ae672e 100644
--- a/llvm/test/CodeGen/RISCV/inline-asm-f-constraint-f.ll
+++ b/llvm/test/CodeGen/RISCV/inline-asm-f-constraint-f.ll
@@ -9,22 +9,22 @@
define float @constraint_f_float(float %a) nounwind {
; RV32F-LABEL: constraint_f_float:
; RV32F: # %bb.0:
-; RV32F-NEXT: lui a1, %hi(gf)
-; RV32F-NEXT: flw ft0, %lo(gf)(a1)
-; RV32F-NEXT: fmv.w.x ft1, a0
+; RV32F-NEXT: fmv.w.x ft0, a0
+; RV32F-NEXT: lui a0, %hi(gf)
+; RV32F-NEXT: flw ft1, %lo(gf)(a0)
; RV32F-NEXT: #APP
-; RV32F-NEXT: fadd.s ft0, ft1, ft0
+; RV32F-NEXT: fadd.s ft0, ft0, ft1
; RV32F-NEXT: #NO_APP
; RV32F-NEXT: fmv.x.w a0, ft0
; RV32F-NEXT: ret
;
; RV64F-LABEL: constraint_f_float:
; RV64F: # %bb.0:
-; RV64F-NEXT: lui a1, %hi(gf)
-; RV64F-NEXT: flw ft0, %lo(gf)(a1)
-; RV64F-NEXT: fmv.w.x ft1, a0
+; RV64F-NEXT: fmv.w.x ft0, a0
+; RV64F-NEXT: lui a0, %hi(gf)
+; RV64F-NEXT: flw ft1, %lo(gf)(a0)
; RV64F-NEXT: #APP
-; RV64F-NEXT: fadd.s ft0, ft1, ft0
+; RV64F-NEXT: fadd.s ft0, ft0, ft1
; RV64F-NEXT: #NO_APP
; RV64F-NEXT: fmv.x.w a0, ft0
; RV64F-NEXT: ret
@@ -36,9 +36,9 @@ define float @constraint_f_float(float %a) nounwind {
define float @constraint_f_float_abi_name(float %a) nounwind {
; RV32F-LABEL: constraint_f_float_abi_name:
; RV32F: # %bb.0:
-; RV32F-NEXT: lui a1, %hi(gf)
-; RV32F-NEXT: flw fs0, %lo(gf)(a1)
; RV32F-NEXT: fmv.w.x fa0, a0
+; RV32F-NEXT: lui a0, %hi(gf)
+; RV32F-NEXT: flw fs0, %lo(gf)(a0)
; RV32F-NEXT: #APP
; RV32F-NEXT: fadd.s ft0, fa0, fs0
; RV32F-NEXT: #NO_APP
@@ -47,9 +47,9 @@ define float @constraint_f_float_abi_name(float %a) nounwind {
;
; RV64F-LABEL: constraint_f_float_abi_name:
; RV64F: # %bb.0:
-; RV64F-NEXT: lui a1, %hi(gf)
-; RV64F-NEXT: flw fs0, %lo(gf)(a1)
; RV64F-NEXT: fmv.w.x fa0, a0
+; RV64F-NEXT: lui a0, %hi(gf)
+; RV64F-NEXT: flw fs0, %lo(gf)(a0)
; RV64F-NEXT: #APP
; RV64F-NEXT: fadd.s ft0, fa0, fs0
; RV64F-NEXT: #NO_APP
OpenPOWER on IntegriCloud