summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/RISCV/indirectbr.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/RISCV/indirectbr.ll')
-rw-r--r--llvm/test/CodeGen/RISCV/indirectbr.ll4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/test/CodeGen/RISCV/indirectbr.ll b/llvm/test/CodeGen/RISCV/indirectbr.ll
index 01201e818fa..e734de3c8e4 100644
--- a/llvm/test/CodeGen/RISCV/indirectbr.ll
+++ b/llvm/test/CodeGen/RISCV/indirectbr.ll
@@ -8,7 +8,7 @@ define i32 @indirectbr(i8* %target) nounwind {
; RV32I-NEXT: addi sp, sp, -16
; RV32I-NEXT: sw ra, 12(sp)
; RV32I-NEXT: jr a0
-; RV32I-NEXT: .LBB0_1: # %test_label
+; RV32I-NEXT: .LBB0_1:
; RV32I-NEXT: mv a0, zero
; RV32I-NEXT: lw ra, 12(sp)
; RV32I-NEXT: addi sp, sp, 16
@@ -26,7 +26,7 @@ define i32 @indirectbr_with_offset(i8* %a) nounwind {
; RV32I-NEXT: addi sp, sp, -16
; RV32I-NEXT: sw ra, 12(sp)
; RV32I-NEXT: jr 1380(a0)
-; RV32I-NEXT: .LBB1_1: # %test_label
+; RV32I-NEXT: .LBB1_1:
; RV32I-NEXT: mv a0, zero
; RV32I-NEXT: lw ra, 12(sp)
; RV32I-NEXT: addi sp, sp, 16
OpenPOWER on IntegriCloud