summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/SparcV9/RegAlloc/PhyRegAlloc.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/lib/Target/SparcV9/RegAlloc/PhyRegAlloc.cpp')
-rw-r--r--llvm/lib/Target/SparcV9/RegAlloc/PhyRegAlloc.cpp8
1 files changed, 4 insertions, 4 deletions
diff --git a/llvm/lib/Target/SparcV9/RegAlloc/PhyRegAlloc.cpp b/llvm/lib/Target/SparcV9/RegAlloc/PhyRegAlloc.cpp
index 28fc75a8f6c..0f4c4bde932 100644
--- a/llvm/lib/Target/SparcV9/RegAlloc/PhyRegAlloc.cpp
+++ b/llvm/lib/Target/SparcV9/RegAlloc/PhyRegAlloc.cpp
@@ -1167,9 +1167,9 @@ void PhyRegAlloc::saveState () {
unsigned Insn = 0;
// Instructions themselves encoded as operand # -1
for (const_inst_iterator II=inst_begin (Fn), IE=inst_end (Fn); II!=IE; ++II){
- saveStateForValue (state, (*II), Insn, -1);
- for (unsigned i = 0; i < (*II)->getNumOperands (); ++i) {
- const Value *V = (*II)->getOperand (i);
+ saveStateForValue (state, (&*II), Insn, -1);
+ for (unsigned i = 0; i < (*II).getNumOperands (); ++i) {
+ const Value *V = (*II).getOperand (i);
// Don't worry about it unless it's something whose reg. we'll need.
if (!isa<Argument> (V) && !isa<Instruction> (V))
continue;
@@ -1201,7 +1201,7 @@ void PhyRegAlloc::verifySavedState () {
}
int Insn = 0;
for (const_inst_iterator II=inst_begin (Fn), IE=inst_end (Fn); II!=IE; ++II) {
- const Instruction *I = *II;
+ const Instruction *I = &*II;
MachineCodeForInstruction &Instrs = MachineCodeForInstruction::get (I);
std::cerr << "Instruction: " << *I
<< "MachineCodeForInstruction:\n";
OpenPOWER on IntegriCloud