summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Sparc/SparcV9TargetMachine.h
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/lib/Target/Sparc/SparcV9TargetMachine.h')
-rw-r--r--llvm/lib/Target/Sparc/SparcV9TargetMachine.h12
1 files changed, 7 insertions, 5 deletions
diff --git a/llvm/lib/Target/Sparc/SparcV9TargetMachine.h b/llvm/lib/Target/Sparc/SparcV9TargetMachine.h
index 0dc109dcf42..4ebd3dc1698 100644
--- a/llvm/lib/Target/Sparc/SparcV9TargetMachine.h
+++ b/llvm/lib/Target/Sparc/SparcV9TargetMachine.h
@@ -7,15 +7,13 @@
//
//===----------------------------------------------------------------------===//
//
-// This file declares the primary interface to machine description for the
-// UltraSPARC.
+// This file declares the top-level UltraSPARC target machine.
//
//===----------------------------------------------------------------------===//
#ifndef SPARC_TARGETMACHINE_H
#define SPARC_TARGETMACHINE_H
-#include "llvm/PassManager.h"
#include "llvm/Target/TargetFrameInfo.h"
#include "llvm/Target/TargetMachine.h"
#include "SparcInstrInfo.h"
@@ -25,8 +23,11 @@
#include "SparcJITInfo.h"
namespace llvm {
+ class PassManager;
+ class IntrinsicLowering;
class SparcTargetMachine : public TargetMachine {
+ IntrinsicLowering *IL;
SparcInstrInfo instrInfo;
SparcSchedInfo schedInfo;
SparcRegInfo regInfo;
@@ -34,8 +35,9 @@ class SparcTargetMachine : public TargetMachine {
SparcCacheInfo cacheInfo;
SparcJITInfo jitInfo;
public:
- SparcTargetMachine();
-
+ SparcTargetMachine(IntrinsicLowering *IL);
+ ~SparcTargetMachine();
+
virtual const TargetInstrInfo &getInstrInfo() const { return instrInfo; }
virtual const TargetSchedInfo &getSchedInfo() const { return schedInfo; }
virtual const TargetRegInfo &getRegInfo() const { return regInfo; }
OpenPOWER on IntegriCloud