summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonMCInstLower.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/lib/Target/Hexagon/HexagonMCInstLower.cpp')
-rw-r--r--llvm/lib/Target/Hexagon/HexagonMCInstLower.cpp8
1 files changed, 4 insertions, 4 deletions
diff --git a/llvm/lib/Target/Hexagon/HexagonMCInstLower.cpp b/llvm/lib/Target/Hexagon/HexagonMCInstLower.cpp
index 918064a85ad..2b77294d4ec 100644
--- a/llvm/lib/Target/Hexagon/HexagonMCInstLower.cpp
+++ b/llvm/lib/Target/Hexagon/HexagonMCInstLower.cpp
@@ -66,7 +66,7 @@ static MCOperand GetSymbolRef(const MachineOperand &MO, const MCSymbol *Symbol,
ME = MCBinaryExpr::createAdd(ME, MCConstantExpr::create(MO.getOffset(), MC),
MC);
- return MCOperand::createExpr(HexagonMCExpr::Create(ME, MC));
+ return MCOperand::createExpr(HexagonMCExpr::create(ME, MC));
}
// Create an MCInst from a MachineInstr
@@ -106,17 +106,17 @@ void llvm::HexagonLowerToMC(const MCInstrInfo &MCII, const MachineInstr *MI,
// FP immediates are used only when setting GPRs, so they may be dealt
// with like regular immediates from this point on.
MCO = MCOperand::createExpr(
- HexagonMCExpr::Create(MCConstantExpr::create(*Val.bitcastToAPInt().getRawData(),
+ HexagonMCExpr::create(MCConstantExpr::create(*Val.bitcastToAPInt().getRawData(),
AP.OutContext), AP.OutContext));
break;
}
case MachineOperand::MO_Immediate:
MCO = MCOperand::createExpr(
- HexagonMCExpr::Create(MCConstantExpr::create(MO.getImm(), AP.OutContext), AP.OutContext));
+ HexagonMCExpr::create(MCConstantExpr::create(MO.getImm(), AP.OutContext), AP.OutContext));
break;
case MachineOperand::MO_MachineBasicBlock:
MCO = MCOperand::createExpr
- (HexagonMCExpr::Create(MCSymbolRefExpr::create(MO.getMBB()->getSymbol(),
+ (HexagonMCExpr::create(MCSymbolRefExpr::create(MO.getMBB()->getSymbol(),
AP.OutContext), AP.OutContext));
break;
case MachineOperand::MO_GlobalAddress:
OpenPOWER on IntegriCloud