summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--lldb/test/tools/lldb-server/gdbremote_testcase.py3
1 files changed, 3 insertions, 0 deletions
diff --git a/lldb/test/tools/lldb-server/gdbremote_testcase.py b/lldb/test/tools/lldb-server/gdbremote_testcase.py
index 07390392487..ed45845090a 100644
--- a/lldb/test/tools/lldb-server/gdbremote_testcase.py
+++ b/lldb/test/tools/lldb-server/gdbremote_testcase.py
@@ -1065,6 +1065,9 @@ class GdbRemoteTestCaseBase(TestBase):
# This is a 2-letter register name that ends in "s", like a segment register.
# Don't try to bit flip these.
return False
+ if re.match("^(c|)psr$", reg_info["name"]):
+ # This is an ARM program status register; don't flip it.
+ return False
# Okay, this looks fine-enough.
return True
OpenPOWER on IntegriCloud