summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--polly/include/polly/ScopInfo.h10
-rw-r--r--polly/lib/Analysis/ScopInfo.cpp4
2 files changed, 7 insertions, 7 deletions
diff --git a/polly/include/polly/ScopInfo.h b/polly/include/polly/ScopInfo.h
index 80480adcc7d..33874721352 100644
--- a/polly/include/polly/ScopInfo.h
+++ b/polly/include/polly/ScopInfo.h
@@ -165,7 +165,7 @@ private:
const MemoryAccess &operator=(const MemoryAccess &) LLVM_DELETED_FUNCTION;
isl_map *AccessRelation;
- enum AccessType Type;
+ enum AccessType AccType;
/// @brief The base address (e.g., A for A[i+j]).
Value *BaseAddr;
@@ -221,19 +221,19 @@ public:
~MemoryAccess();
/// @brief Get the type of a memory access.
- enum AccessType getType() { return Type; }
+ enum AccessType getType() { return AccType; }
/// @brief Is this a reduction like access?
bool isReductionLike() const { return RedType != RT_NONE; }
/// @brief Is this a read memory access?
- bool isRead() const { return Type == MemoryAccess::READ; }
+ bool isRead() const { return AccType == MemoryAccess::READ; }
/// @brief Is this a must-write memory access?
- bool isMustWrite() const { return Type == MemoryAccess::MUST_WRITE; }
+ bool isMustWrite() const { return AccType == MemoryAccess::MUST_WRITE; }
/// @brief Is this a may-write memory access?
- bool isMayWrite() const { return Type == MemoryAccess::MAY_WRITE; }
+ bool isMayWrite() const { return AccType == MemoryAccess::MAY_WRITE; }
/// @brief Is this a write memory access?
bool isWrite() const { return isMustWrite() || isMayWrite(); }
diff --git a/polly/lib/Analysis/ScopInfo.cpp b/polly/lib/Analysis/ScopInfo.cpp
index e8a382219bd..ce3223d1a00 100644
--- a/polly/lib/Analysis/ScopInfo.cpp
+++ b/polly/lib/Analysis/ScopInfo.cpp
@@ -479,7 +479,7 @@ void MemoryAccess::assumeNoOutOfBound(const IRAccess &Access) {
MemoryAccess::MemoryAccess(const IRAccess &Access, Instruction *AccInst,
ScopStmt *Statement, const ScopArrayInfo *SAI)
- : Type(getMemoryAccessType(Access)), Statement(Statement), Inst(AccInst),
+ : AccType(getMemoryAccessType(Access)), Statement(Statement), Inst(AccInst),
newAccessRelation(nullptr) {
isl_ctx *Ctx = Statement->getIslCtx();
@@ -553,7 +553,7 @@ raw_ostream &polly::operator<<(raw_ostream &OS,
}
void MemoryAccess::print(raw_ostream &OS) const {
- switch (Type) {
+ switch (AccType) {
case READ:
OS.indent(12) << "ReadAccess :=\t";
break;
OpenPOWER on IntegriCloud