summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--llvm/lib/Target/X86/X86InstrControl.td4
-rw-r--r--llvm/test/MC/X86/intel-syntax-encoding.s5
2 files changed, 7 insertions, 2 deletions
diff --git a/llvm/lib/Target/X86/X86InstrControl.td b/llvm/lib/Target/X86/X86InstrControl.td
index c228a0aed59..e52dcbf6579 100644
--- a/llvm/lib/Target/X86/X86InstrControl.td
+++ b/llvm/lib/Target/X86/X86InstrControl.td
@@ -43,8 +43,10 @@ let isBarrier = 1, isBranch = 1, isTerminator = 1 in {
"jmp\t$dst", [(br bb:$dst)]>;
def JMP_1 : Ii8PCRel<0xEB, RawFrm, (outs), (ins brtarget8:$dst),
"jmp\t$dst", []>;
+ // FIXME : Intel syntax for JMP64pcrel32 such that it is not ambiguious
+ // with JMP_1.
def JMP64pcrel32 : I<0xE9, RawFrm, (outs), (ins brtarget:$dst),
- "jmp{q}\t$dst", []>;
+ "jmpq\t$dst", []>;
}
// Conditional Branches.
diff --git a/llvm/test/MC/X86/intel-syntax-encoding.s b/llvm/test/MC/X86/intel-syntax-encoding.s
index c81636bcbbd..32e77506029 100644
--- a/llvm/test/MC/X86/intel-syntax-encoding.s
+++ b/llvm/test/MC/X86/intel-syntax-encoding.s
@@ -31,4 +31,7 @@
// CHECK: encoding: [0x48,0x83,0xc0,0xf4]
add rax, -12
-
+LBB0_3:
+// CHECK: encoding: [0xeb,A]
+ jmp LBB0_3
+
OpenPOWER on IntegriCloud