diff options
| author | QingShan Zhang <qshanz@cn.ibm.com> | 2019-01-03 05:04:18 +0000 |
|---|---|---|
| committer | QingShan Zhang <qshanz@cn.ibm.com> | 2019-01-03 05:04:18 +0000 |
| commit | f24ec7bdd06d583280f285d69280c5c8751103af (patch) | |
| tree | b3afa68249c95a42eafd02072488c4d739d64c9d /llvm/test/CodeGen/PowerPC/scalar_vector_test_2.ll | |
| parent | 697281df42916d736cc23e74c2a2b2275786c43f (diff) | |
| download | bcm5719-llvm-f24ec7bdd06d583280f285d69280c5c8751103af.tar.gz bcm5719-llvm-f24ec7bdd06d583280f285d69280c5c8751103af.zip | |
[Power9] Enable the Out-of-Order scheduling model for P9 hw
When switched to the MI scheduler for P9, the hardware is modeled as out of order.
However, inside the MI Scheduler algorithm, we still use the in-order scheduling model
as the MicroOpBufferSize isn't set. The MI scheduler take it as the hw cannot buffer
the op. So, only when all the available instructions issued, the pending instruction
could be scheduled. That is not true for our P9 hw in fact.
This patch is trying to enable the Out-of-Order scheduling model. The buffer size 44 is
picked from the P9 hw spec, and the perf test indicate that, its value won't hurt the cpu2017.
With this patch, there are 3 specs improved over 3% and 1 spec deg over 3%. The detail is as follows:
x264_r: +6.95%
cactuBSSN_r: +6.94%
lbm_r: +4.11%
xz_r: -3.85%
And the GEOMEAN for all the C/C++ spec in spec2017 is about 0.18% improved.
Reviewer: Nemanjai
Differential Revision: https://reviews.llvm.org/D55810
llvm-svn: 350285
Diffstat (limited to 'llvm/test/CodeGen/PowerPC/scalar_vector_test_2.ll')
| -rw-r--r-- | llvm/test/CodeGen/PowerPC/scalar_vector_test_2.ll | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/test/CodeGen/PowerPC/scalar_vector_test_2.ll b/llvm/test/CodeGen/PowerPC/scalar_vector_test_2.ll index da1b8bcaa3d..96c823b7310 100644 --- a/llvm/test/CodeGen/PowerPC/scalar_vector_test_2.ll +++ b/llvm/test/CodeGen/PowerPC/scalar_vector_test_2.ll @@ -65,12 +65,12 @@ define <1 x float>* @test_liwzx2(<1 x float>* %A, <1 x float>* %B, <1 x float>* ; P9LE: # %bb.0: ; P9LE-NEXT: lfiwzx f0, 0, r3 ; P9LE-NEXT: lfiwzx f1, 0, r4 -; P9LE-NEXT: mr r3, r5 ; P9LE-NEXT: xxpermdi vs0, f0, f0, 2 ; P9LE-NEXT: xxpermdi vs1, f1, f1, 2 ; P9LE-NEXT: xvsubsp vs0, vs0, vs1 ; P9LE-NEXT: xxsldwi vs0, vs0, vs0, 3 ; P9LE-NEXT: xscvspdpn f0, vs0 +; P9LE-NEXT: mr r3, r5 ; P9LE-NEXT: stfs f0, 0(r5) ; P9LE-NEXT: blr @@ -78,11 +78,11 @@ define <1 x float>* @test_liwzx2(<1 x float>* %A, <1 x float>* %B, <1 x float>* ; P9BE: # %bb.0: ; P9BE-NEXT: lfiwzx f0, 0, r3 ; P9BE-NEXT: lfiwzx f1, 0, r4 -; P9BE-NEXT: mr r3, r5 ; P9BE-NEXT: xxsldwi vs0, f0, f0, 1 ; P9BE-NEXT: xxsldwi vs1, f1, f1, 1 ; P9BE-NEXT: xvsubsp vs0, vs0, vs1 ; P9BE-NEXT: xscvspdpn f0, vs0 +; P9BE-NEXT: mr r3, r5 ; P9BE-NEXT: stfs f0, 0(r5) ; P9BE-NEXT: blr |
