summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Mips
diff options
context:
space:
mode:
authorJack Carter <jcarter@mips.com>2013-02-05 08:32:10 +0000
committerJack Carter <jcarter@mips.com>2013-02-05 08:32:10 +0000
commit9c1a027fe884c11f0302534edbc6320f8c83999d (patch)
tree875eaf2b1374f0a3404479b6444f9ae0b31d5fd8 /llvm/test/CodeGen/Mips
parent31876b4efd5efcd8517d57fb998aed915bfdd6d4 (diff)
downloadbcm5719-llvm-9c1a027fe884c11f0302534edbc6320f8c83999d.tar.gz
bcm5719-llvm-9c1a027fe884c11f0302534edbc6320f8c83999d.zip
This patch that sets the EmitAlias flag in td files
and enables the instruction printer to print aliased instructions. Due to usage of RegisterOperands a change in common code (utils/TableGen/AsmWriterEmitter.cpp) is required to get the correct register value if it is a RegisterOperand. Contributer: Vladimir Medic llvm-svn: 174358
Diffstat (limited to 'llvm/test/CodeGen/Mips')
-rw-r--r--llvm/test/CodeGen/Mips/frame-address.ll4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/test/CodeGen/Mips/frame-address.ll b/llvm/test/CodeGen/Mips/frame-address.ll
index e64e6d8cfe2..9b9ee217a8d 100644
--- a/llvm/test/CodeGen/Mips/frame-address.ll
+++ b/llvm/test/CodeGen/Mips/frame-address.ll
@@ -7,6 +7,6 @@ entry:
%0 = call i8* @llvm.frameaddress(i32 0)
ret i8* %0
-; CHECK: addu $fp, $sp, $zero
-; CHECK: or $2, $fp, $zero
+; CHECK: move $fp, $sp
+; CHECK: or $2, $fp, $zero
}
OpenPOWER on IntegriCloud