summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Hexagon/const-pool-tf.ll
diff options
context:
space:
mode:
authorSumanth Gundapaneni <sgundapa@codeaurora.org>2017-10-18 18:07:07 +0000
committerSumanth Gundapaneni <sgundapa@codeaurora.org>2017-10-18 18:07:07 +0000
commite1983bcf552980433a7a8ed7a2ae31ded4ae9b4a (patch)
treea971d5be4ebd3445c32d5c802eac212ce2843964 /llvm/test/CodeGen/Hexagon/const-pool-tf.ll
parent265d253aae7b6d44618e07db7ee042b4b1aeb9c6 (diff)
downloadbcm5719-llvm-e1983bcf552980433a7a8ed7a2ae31ded4ae9b4a.tar.gz
bcm5719-llvm-e1983bcf552980433a7a8ed7a2ae31ded4ae9b4a.zip
[Hexagon] New HVX target features.
This patch lets the llvm tools handle the new HVX target features that are added by frontend (clang). The target-features are of the form "hvx-length64b" for 64 Byte HVX mode, "hvx-length128b" for 128 Byte mode HVX. "hvx-double" is an alias to "hvx-length128b" and is soon will be deprecated. The hvx version target feature is upgated form "+hvx" to "+hvxv{version_number}. Eg: "+hvxv62" For the correct HVX code generation, the user must use the following target features. For 64B mode: "+hvxv62" "+hvx-length64b" For 128B mode: "+hvxv62" "+hvx-length128b" Clang picks a default length if none is specified. If for some reason, no hvx-length is specified to llvm, the compilation will bail out. There is a corresponding clang patch. Differential Revision: https://reviews.llvm.org/D38851 llvm-svn: 316101
Diffstat (limited to 'llvm/test/CodeGen/Hexagon/const-pool-tf.ll')
-rw-r--r--llvm/test/CodeGen/Hexagon/const-pool-tf.ll4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/test/CodeGen/Hexagon/const-pool-tf.ll b/llvm/test/CodeGen/Hexagon/const-pool-tf.ll
index 9a4569b1e4d..e67892537ef 100644
--- a/llvm/test/CodeGen/Hexagon/const-pool-tf.ll
+++ b/llvm/test/CodeGen/Hexagon/const-pool-tf.ll
@@ -1,6 +1,6 @@
-; RUN: llc -march=hexagon -mcpu=hexagonv60 -relocation-model pic < %s | FileCheck %s
+; RUN: opt -relocation-model pic -march=hexagon -mcpu=hexagonv60 -O2 -S < %s | llc -march=hexagon -mcpu=hexagonv60 -relocation-model pic
-; CHECK: @PCREL
+; CHECK: jumpr
target datalayout = "e-m:e-p:32:32:32-a:0-n16:32-i64:64:64-i32:32:32-i16:16:16-i1:8:8-f32:32:32-f64:64:64-v32:32:32-v64:64:64-v512:512:512-v1024:1024:1024-v2048:2048:2048"
target triple = "hexagon-unknown--elf"
OpenPOWER on IntegriCloud