diff options
| author | Kalle Raiskila <kalle.raiskila@nokia.com> | 2011-09-02 10:05:01 +0000 |
|---|---|---|
| committer | Kalle Raiskila <kalle.raiskila@nokia.com> | 2011-09-02 10:05:01 +0000 |
| commit | f5769c10702322feaea70d98978cb9c39d609812 (patch) | |
| tree | 0c3c3be9dff57f95521a74cbdc000f72980a21fd /llvm/lib | |
| parent | 087611ed814790e0b53fe2a5ef9ae99aada43a4d (diff) | |
| download | bcm5719-llvm-f5769c10702322feaea70d98978cb9c39d609812.tar.gz bcm5719-llvm-f5769c10702322feaea70d98978cb9c39d609812.zip | |
Pass signed (not unsigned) 10 bit field to SPU 'ori' instruction.
llvm-svn: 139004
Diffstat (limited to 'llvm/lib')
| -rw-r--r-- | llvm/lib/Target/CellSPU/SPUInstrInfo.td | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/CellSPU/SPUInstrInfo.td b/llvm/lib/Target/CellSPU/SPUInstrInfo.td index e103c9b6a5a..aa6d02ce3ce 100644 --- a/llvm/lib/Target/CellSPU/SPUInstrInfo.td +++ b/llvm/lib/Target/CellSPU/SPUInstrInfo.td @@ -1594,8 +1594,8 @@ multiclass BitwiseOrImm { def v4i32: ORIVecInst<v4i32, v4i32Uns10Imm>; - def r32: ORIInst<(outs R32C:$rT), (ins R32C:$rA, u10imm_i32:$val), - [(set R32C:$rT, (or R32C:$rA, i32ImmUns10:$val))]>; + def r32: ORIInst<(outs R32C:$rT), (ins R32C:$rA, s10imm_i32:$val), + [(set R32C:$rT, (or R32C:$rA, i32ImmSExt10:$val))]>; // i16i32: hacked version of the ori instruction to extend 16-bit quantities // to 32-bit quantities. used exclusively to match "anyext" conversions (vide |
