summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2011-12-02 22:01:25 +0000
committerJim Grosbach <grosbach@apple.com>2011-12-02 22:01:25 +0000
commit81c9003695b12ef14fb7adcdba97f008eb2d8c85 (patch)
tree2ba3edb9af8b593d9b3920452a652c73de002ba9 /llvm/lib
parent282d70c4103823f8f80d18a584797ed40ec78180 (diff)
downloadbcm5719-llvm-81c9003695b12ef14fb7adcdba97f008eb2d8c85.tar.gz
bcm5719-llvm-81c9003695b12ef14fb7adcdba97f008eb2d8c85.zip
ARM encoder method needs the physical register number, not the enum.
llvm-svn: 145711
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp b/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp
index 865c3e22b84..c38a882afdb 100644
--- a/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp
+++ b/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp
@@ -1412,7 +1412,7 @@ getAddrMode6OffsetOpValue(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups) const {
const MCOperand &MO = MI.getOperand(Op);
if (MO.getReg() == 0) return 0x0D;
- return MO.getReg();
+ return getARMRegisterNumbering(MO.getReg());
}
unsigned ARMMCCodeEmitter::
OpenPOWER on IntegriCloud