summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2012-06-01 20:36:54 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2012-06-01 20:36:54 +0000
commit92a0083944c2ac5ab5b7b54d88113f41862eaaef (patch)
tree80e6295842a883a4d1fdcc735dd7963fe6e5abfc /llvm/lib/Target/Hexagon
parente5476db2d8627a82b9af6fc2f153a3f130f0e770 (diff)
downloadbcm5719-llvm-92a0083944c2ac5ab5b7b54d88113f41862eaaef.tar.gz
bcm5719-llvm-92a0083944c2ac5ab5b7b54d88113f41862eaaef.zip
Switch some getAliasSet clients to MCRegAliasIterator.
MCRegAliasIterator can optionally visit the register itself, allowing for simpler code. llvm-svn: 157837
Diffstat (limited to 'llvm/lib/Target/Hexagon')
-rw-r--r--llvm/lib/Target/Hexagon/HexagonCallingConvLower.cpp7
1 files changed, 2 insertions, 5 deletions
diff --git a/llvm/lib/Target/Hexagon/HexagonCallingConvLower.cpp b/llvm/lib/Target/Hexagon/HexagonCallingConvLower.cpp
index 46c20e9972b..ba8e679ebda 100644
--- a/llvm/lib/Target/Hexagon/HexagonCallingConvLower.cpp
+++ b/llvm/lib/Target/Hexagon/HexagonCallingConvLower.cpp
@@ -56,11 +56,8 @@ void Hexagon_CCState::HandleByVal(unsigned ValNo, EVT ValVT,
/// MarkAllocated - Mark a register and all of its aliases as allocated.
void Hexagon_CCState::MarkAllocated(unsigned Reg) {
- UsedRegs[Reg/32] |= 1 << (Reg&31);
-
- if (const uint16_t *RegAliases = TRI.getAliasSet(Reg))
- for (; (Reg = *RegAliases); ++RegAliases)
- UsedRegs[Reg/32] |= 1 << (Reg&31);
+ for (MCRegAliasIterator AI(Reg, &TRI, true); AI.isValid(); ++AI)
+ UsedRegs[*AI/32] |= 1 << (*AI&31);
}
/// AnalyzeFormalArguments - Analyze an ISD::FORMAL_ARGUMENTS node,
OpenPOWER on IntegriCloud