summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM
diff options
context:
space:
mode:
authorDan Gohman <gohman@apple.com>2009-01-15 19:20:50 +0000
committerDan Gohman <gohman@apple.com>2009-01-15 19:20:50 +0000
commit619ef48a5211ac7540dd32df4f3b4392c0b6aaa4 (patch)
tree72b8ec060e856b84b9cca3c57f5708d304480a4a /llvm/lib/Target/ARM
parente53c036d85e9b504fa1af62223999777f30c942b (diff)
downloadbcm5719-llvm-619ef48a5211ac7540dd32df4f3b4392c0b6aaa4.tar.gz
bcm5719-llvm-619ef48a5211ac7540dd32df4f3b4392c0b6aaa4.zip
Move a few containers out of ScheduleDAGInstrs::BuildSchedGraph
and into the ScheduleDAGInstrs class, so that they don't get destructed and re-constructed for each block. This fixes a compile-time hot spot in the post-pass scheduler. To help facilitate this, tidy and do some minor reorganization in the scheduler constructor functions. llvm-svn: 62275
Diffstat (limited to 'llvm/lib/Target/ARM')
-rw-r--r--llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp b/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp
index 537f6faf788..fcb100ae66d 100644
--- a/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp
+++ b/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp
@@ -46,7 +46,7 @@ class ARMDAGToDAGISel : public SelectionDAGISel {
public:
explicit ARMDAGToDAGISel(ARMTargetMachine &tm)
- : SelectionDAGISel(*tm.getTargetLowering()), TM(tm),
+ : SelectionDAGISel(tm), TM(tm),
Subtarget(&TM.getSubtarget<ARMSubtarget>()) {
}
OpenPOWER on IntegriCloud