summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp
diff options
context:
space:
mode:
authorSam Parker <sam.parker@arm.com>2019-07-30 08:08:44 +0000
committerSam Parker <sam.parker@arm.com>2019-07-30 08:08:44 +0000
commited2ea3e46b753e4a6ea141e48427c50aaeecca55 (patch)
treed48de1c2c013f1b04b8b19af70fb57d25b7dac8a /llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp
parent63d960509127e8ceea1b8bc45faab65b75daf499 (diff)
downloadbcm5719-llvm-ed2ea3e46b753e4a6ea141e48427c50aaeecca55.tar.gz
bcm5719-llvm-ed2ea3e46b753e4a6ea141e48427c50aaeecca55.zip
[ARM][LowOverheadLoops] Revert non-header LE target
Revert the hardware loop upon finding a LoopEnd that doesn't target the loop header, instead of asserting a failure. Differential Revision: https://reviews.llvm.org/D65268 llvm-svn: 367296
Diffstat (limited to 'llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp')
-rw-r--r--llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp12
1 files changed, 9 insertions, 3 deletions
diff --git a/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp b/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp
index dd36702aa48..303986a0b49 100644
--- a/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp
+++ b/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp
@@ -207,9 +207,15 @@ bool ARMLowOverheadLoops::ProcessLoop(MachineLoop *ML) {
return false;
}
- if (!End->getOperand(1).isMBB() ||
- End->getOperand(1).getMBB() != ML->getHeader())
- report_fatal_error("Expected LoopEnd to target Loop Header");
+ if (!End->getOperand(1).isMBB())
+ report_fatal_error("Expected LoopEnd to target basic block");
+
+ // TODO Maybe there's cases where the target doesn't have to be the header,
+ // but for now be safe and revert.
+ if (End->getOperand(1).getMBB() != ML->getHeader()) {
+ LLVM_DEBUG(dbgs() << "ARM Loops: LoopEnd is not targetting header.\n");
+ Revert = true;
+ }
// The WLS and LE instructions have 12-bits for the label offset. WLS
// requires a positive offset, while LE uses negative.
OpenPOWER on IntegriCloud