summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/UnreachableBlockElim.cpp
diff options
context:
space:
mode:
authorMikael Holmen <mikael.holmen@ericsson.com>2017-10-04 06:06:31 +0000
committerMikael Holmen <mikael.holmen@ericsson.com>2017-10-04 06:06:31 +0000
commit65eb2f394cd8ee7aaee0ea9b5e0ed76407347f30 (patch)
tree93e61bfcb8bbce67d5ded4c14405f923ca7a08dc /llvm/lib/CodeGen/UnreachableBlockElim.cpp
parentf279d9b409f62c3923f566bb4f242b525becb0dd (diff)
downloadbcm5719-llvm-65eb2f394cd8ee7aaee0ea9b5e0ed76407347f30.tar.gz
bcm5719-llvm-65eb2f394cd8ee7aaee0ea9b5e0ed76407347f30.zip
[UnreachableBlockElim] Use COPY if PHI input is undef
Summary: If we have %vreg0<def> = PHI %vreg2<undef>, <BB#0>, %vreg3, <BB#2>; GR32:%vreg0,%vreg2,%vreg3 %vreg3<def,tied1> = ADD32ri8 %vreg0<kill,tied0>, 1, %EFLAGS<imp-def>; GR32:%vreg3,%vreg0 then we can't just change %vreg0 into %vreg3, since %vreg2 is actually undef. We would have to also copy the undef flag to be able to change the register. Instead we deal with this case like other cases where we can't just replace the register: we insert a COPY. The code creating the COPY already copied all flags from the PHI input, so the undef flag will be transferred as it should. Reviewers: kparzysz Reviewed By: kparzysz Subscribers: llvm-commits Differential Revision: https://reviews.llvm.org/D38235 llvm-svn: 314879
Diffstat (limited to 'llvm/lib/CodeGen/UnreachableBlockElim.cpp')
-rw-r--r--llvm/lib/CodeGen/UnreachableBlockElim.cpp5
1 files changed, 3 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/UnreachableBlockElim.cpp b/llvm/lib/CodeGen/UnreachableBlockElim.cpp
index 407fd9b162e..bdd25f29aea 100644
--- a/llvm/lib/CodeGen/UnreachableBlockElim.cpp
+++ b/llvm/lib/CodeGen/UnreachableBlockElim.cpp
@@ -207,11 +207,12 @@ bool UnreachableMachineBlockElim::runOnMachineFunction(MachineFunction &F) {
MachineRegisterInfo &MRI = F.getRegInfo();
unsigned InputSub = Input.getSubReg();
if (InputSub == 0 &&
- MRI.constrainRegClass(InputReg, MRI.getRegClass(OutputReg))) {
+ MRI.constrainRegClass(InputReg, MRI.getRegClass(OutputReg)) &&
+ !Input.isUndef()) {
MRI.replaceRegWith(OutputReg, InputReg);
} else {
// The input register to the PHI has a subregister or it can't be
- // constrained to the proper register class:
+ // constrained to the proper register class or it is undef:
// insert a COPY instead of simply replacing the output
// with the input.
const TargetInstrInfo *TII = F.getSubtarget().getInstrInfo();
OpenPOWER on IntegriCloud