summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/RegisterScavenging.cpp
diff options
context:
space:
mode:
authorKrzysztof Parzyszek <kparzysz@codeaurora.org>2016-05-20 14:34:03 +0000
committerKrzysztof Parzyszek <kparzysz@codeaurora.org>2016-05-20 14:34:03 +0000
commitce6f3bdee4bb280aefb13263257f5b9b8d92f183 (patch)
tree84a9e35c325233e1865f634ee0fe40542c29470a /llvm/lib/CodeGen/RegisterScavenging.cpp
parent70b1eee793e751c3a0b1084347e6645bced90da2 (diff)
downloadbcm5719-llvm-ce6f3bdee4bb280aefb13263257f5b9b8d92f183.tar.gz
bcm5719-llvm-ce6f3bdee4bb280aefb13263257f5b9b8d92f183.zip
Correction to r270219: fix detection of invalid frame index
llvm-svn: 270220
Diffstat (limited to 'llvm/lib/CodeGen/RegisterScavenging.cpp')
-rw-r--r--llvm/lib/CodeGen/RegisterScavenging.cpp3
1 files changed, 2 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/RegisterScavenging.cpp b/llvm/lib/CodeGen/RegisterScavenging.cpp
index 2cd5233f593..34302a0cac6 100644
--- a/llvm/lib/CodeGen/RegisterScavenging.cpp
+++ b/llvm/lib/CodeGen/RegisterScavenging.cpp
@@ -438,7 +438,8 @@ unsigned RegScavenger::scavengeRegister(const TargetRegisterClass *RC,
// otherwise, use the emergency stack spill slot.
if (!TRI->saveScavengerRegister(*MBB, I, UseMI, RC, SReg)) {
// Spill the scavenged register before I.
- if (Scavenged[SI].FrameIndex < 0) {
+ int FI = Scavenged[SI].FrameIndex;
+ if (FI < FIB || FI >= FIE) {
Twine Msg = Twine("Error while trying to spill ") + TRI->getName(SReg) +
" from class " + TRI->getRegClassName(RC) +
": Cannot scavenge register without an emergency spill slot!";
OpenPOWER on IntegriCloud