summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/RegisterCoalescer.cpp
diff options
context:
space:
mode:
authorArnaud A. de Grandmaison <arnaud.adegm@gmail.com>2014-03-15 22:13:15 +0000
committerArnaud A. de Grandmaison <arnaud.adegm@gmail.com>2014-03-15 22:13:15 +0000
commit75c9e6dedf590e6b9f0693482ead56454793fcf5 (patch)
treea6cb67043fff39325949d7ad8b9ed09fa358561f /llvm/lib/CodeGen/RegisterCoalescer.cpp
parenta939c23aec6bf9a760e722745b41360afadbe8bf (diff)
downloadbcm5719-llvm-75c9e6dedf590e6b9f0693482ead56454793fcf5.tar.gz
bcm5719-llvm-75c9e6dedf590e6b9f0693482ead56454793fcf5.zip
Remove some dead assignements found by scan-build
llvm-svn: 204013
Diffstat (limited to 'llvm/lib/CodeGen/RegisterCoalescer.cpp')
-rw-r--r--llvm/lib/CodeGen/RegisterCoalescer.cpp1
1 files changed, 0 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/RegisterCoalescer.cpp b/llvm/lib/CodeGen/RegisterCoalescer.cpp
index 727f50ff5a3..036a896791c 100644
--- a/llvm/lib/CodeGen/RegisterCoalescer.cpp
+++ b/llvm/lib/CodeGen/RegisterCoalescer.cpp
@@ -282,7 +282,6 @@ bool CoalescerPair::setRegisters(const MachineInstr *MI) {
if (SrcSub) {
Dst = TRI.getMatchingSuperReg(Dst, SrcSub, MRI.getRegClass(Src));
if (!Dst) return false;
- SrcSub = 0;
} else if (!MRI.getRegClass(Src)->contains(Dst)) {
return false;
}
OpenPOWER on IntegriCloud