summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/RegAllocLinearScan.cpp
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2011-03-25 01:48:18 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2011-03-25 01:48:18 +0000
commita1e3156ebdcd2a65b90d2e4f8c73109c1cefaaae (patch)
tree86bb5d9824b18025389a9b7271073e34c2b7244e /llvm/lib/CodeGen/RegAllocLinearScan.cpp
parentd46932118612ec022248d05390d8e69283c56012 (diff)
downloadbcm5719-llvm-a1e3156ebdcd2a65b90d2e4f8c73109c1cefaaae.tar.gz
bcm5719-llvm-a1e3156ebdcd2a65b90d2e4f8c73109c1cefaaae.zip
Ignore special ARM allocation hints for unexpected register classes.
Add an assertion to linear scan to prevent it from allocating registers outside the register class. <rdar://problem/9183021> llvm-svn: 128254
Diffstat (limited to 'llvm/lib/CodeGen/RegAllocLinearScan.cpp')
-rw-r--r--llvm/lib/CodeGen/RegAllocLinearScan.cpp1
1 files changed, 1 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/RegAllocLinearScan.cpp b/llvm/lib/CodeGen/RegAllocLinearScan.cpp
index e99d910255f..8ee10645ff7 100644
--- a/llvm/lib/CodeGen/RegAllocLinearScan.cpp
+++ b/llvm/lib/CodeGen/RegAllocLinearScan.cpp
@@ -1110,6 +1110,7 @@ void RALinScan::assignRegOrStackSlotAtInterval(LiveInterval* cur) {
// list.
if (physReg) {
DEBUG(dbgs() << tri_->getName(physReg) << '\n');
+ assert(RC->contains(physReg) && "Invalid candidate");
vrm_->assignVirt2Phys(cur->reg, physReg);
addRegUse(physReg);
active_.push_back(std::make_pair(cur, cur->begin()));
OpenPOWER on IntegriCloud