summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/PostRASchedulerList.cpp
diff options
context:
space:
mode:
authorBenjamin Kramer <benny.kra@googlemail.com>2012-02-23 19:29:25 +0000
committerBenjamin Kramer <benny.kra@googlemail.com>2012-02-23 19:29:25 +0000
commitef8bf3957506fccd8ce72488925f866c3ce598e0 (patch)
treeb419cbce3e48d223a3b316063b79aa6ddf2fb573 /llvm/lib/CodeGen/PostRASchedulerList.cpp
parent796fd4699306220d5d50109ec40b05f292515055 (diff)
downloadbcm5719-llvm-ef8bf3957506fccd8ce72488925f866c3ce598e0.tar.gz
bcm5719-llvm-ef8bf3957506fccd8ce72488925f866c3ce598e0.zip
BitVectorize loop.
llvm-svn: 151274
Diffstat (limited to 'llvm/lib/CodeGen/PostRASchedulerList.cpp')
-rw-r--r--llvm/lib/CodeGen/PostRASchedulerList.cpp4
1 files changed, 1 insertions, 3 deletions
diff --git a/llvm/lib/CodeGen/PostRASchedulerList.cpp b/llvm/lib/CodeGen/PostRASchedulerList.cpp
index 2f851b088f7..20ed8c56594 100644
--- a/llvm/lib/CodeGen/PostRASchedulerList.cpp
+++ b/llvm/lib/CodeGen/PostRASchedulerList.cpp
@@ -460,9 +460,7 @@ void SchedulePostRATDList::FixupKills(MachineBasicBlock *MBB) {
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
MachineOperand &MO = MI->getOperand(i);
if (MO.isRegMask())
- for (unsigned i = 0, e = TRI->getNumRegs(); i != e; ++i)
- if (MO.clobbersPhysReg(i))
- LiveRegs.reset(i);
+ LiveRegs.clearBitsNotInMask(MO.getRegMask());
if (!MO.isReg()) continue;
unsigned Reg = MO.getReg();
if (Reg == 0) continue;
OpenPOWER on IntegriCloud