summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/PostRASchedulerList.cpp
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2012-02-23 01:22:15 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2012-02-23 01:22:15 +0000
commit28d4803adeea6e1ad9aaea59f3b5f3ff5bcd5f20 (patch)
tree0f7b34beab8f9faaf0249693961bf14be00c266a /llvm/lib/CodeGen/PostRASchedulerList.cpp
parent96e7c09cad057d79689ce60d2652ca29f610c274 (diff)
downloadbcm5719-llvm-28d4803adeea6e1ad9aaea59f3b5f3ff5bcd5f20.tar.gz
bcm5719-llvm-28d4803adeea6e1ad9aaea59f3b5f3ff5bcd5f20.zip
Handle regmasks in FixupKills.
llvm-svn: 151226
Diffstat (limited to 'llvm/lib/CodeGen/PostRASchedulerList.cpp')
-rw-r--r--llvm/lib/CodeGen/PostRASchedulerList.cpp4
1 files changed, 4 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/PostRASchedulerList.cpp b/llvm/lib/CodeGen/PostRASchedulerList.cpp
index 1f7833c47df..88d20dc5c82 100644
--- a/llvm/lib/CodeGen/PostRASchedulerList.cpp
+++ b/llvm/lib/CodeGen/PostRASchedulerList.cpp
@@ -461,6 +461,10 @@ void SchedulePostRATDList::FixupKills(MachineBasicBlock *MBB) {
// are completely defined.
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
MachineOperand &MO = MI->getOperand(i);
+ if (MO.isRegMask())
+ for (unsigned i = 0, e = TRI->getNumRegs(); i != e; ++i)
+ if (MO.clobbersPhysReg(i))
+ KillIndices[i] = ~0u;
if (!MO.isReg()) continue;
unsigned Reg = MO.getReg();
if (Reg == 0) continue;
OpenPOWER on IntegriCloud