summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/LiveIntervalAnalysis.cpp
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2010-07-07 00:32:25 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2010-07-07 00:32:25 +0000
commitf0e551d4f4b20fdc9295325774e05d53760a765a (patch)
tree3972d240da8e354b6416f7f462546e83b6f5ffac /llvm/lib/CodeGen/LiveIntervalAnalysis.cpp
parent5bc8a79e7f7e626ec01f8c50eda6110b293988e9 (diff)
downloadbcm5719-llvm-f0e551d4f4b20fdc9295325774e05d53760a765a.tar.gz
bcm5719-llvm-f0e551d4f4b20fdc9295325774e05d53760a765a.zip
Revert "Remove references to INSERT_SUBREG after de-SSA" r107725.
Buildbot breakage. llvm-svn: 107744
Diffstat (limited to 'llvm/lib/CodeGen/LiveIntervalAnalysis.cpp')
-rw-r--r--llvm/lib/CodeGen/LiveIntervalAnalysis.cpp6
1 files changed, 6 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/LiveIntervalAnalysis.cpp b/llvm/lib/CodeGen/LiveIntervalAnalysis.cpp
index 7c07c045dc3..a626fc03937 100644
--- a/llvm/lib/CodeGen/LiveIntervalAnalysis.cpp
+++ b/llvm/lib/CodeGen/LiveIntervalAnalysis.cpp
@@ -324,6 +324,12 @@ void LiveIntervals::handleVirtualRegisterDef(MachineBasicBlock *mbb,
if (mi->isCopyLike() ||
tii_->isMoveInstr(*mi, SrcReg, DstReg, SrcSubReg, DstSubReg)) {
CopyMI = mi;
+
+ // Some of the REG_SEQUENCE lowering in TwoAddressInstrPass creates
+ // implicit defs without really knowing. It shows up as INSERT_SUBREG
+ // using an undefined register.
+ if (mi->isInsertSubreg())
+ mi->getOperand(1).setIsUndef();
}
VNInfo *ValNo = interval.getNextValue(defIndex, CopyMI, true,
OpenPOWER on IntegriCloud