summaryrefslogtreecommitdiffstats
path: root/lldb/source/Plugins/Process/gdb-remote/GDBRemoteRegisterContext.cpp
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2012-04-19 23:59:23 +0000
committerJim Grosbach <grosbach@apple.com>2012-04-19 23:59:23 +0000
commit31c2d3fa741a4787ccf0212dcd61c7e148f8864e (patch)
treed67184b02350490cb59bfd2dcd651f511e44b83f /lldb/source/Plugins/Process/gdb-remote/GDBRemoteRegisterContext.cpp
parent6acfb690b58b78779511a83b687ca30c70b28643 (diff)
downloadbcm5719-llvm-31c2d3fa741a4787ccf0212dcd61c7e148f8864e.tar.gz
bcm5719-llvm-31c2d3fa741a4787ccf0212dcd61c7e148f8864e.zip
TableGen support for auto-generating assembly two-operand aliases.
Assembly matchers for instructions with a two-operand form. ARM is full of these, for example: add {Rd}, Rn, Rm // Rd is optional and is the same as Rn if omitted. The property TwoOperandAliasConstraint on the instruction definition controls when, and if, an alias will be formed. No explicit InstAlias definitions are required. rdar://11255754 llvm-svn: 155172
Diffstat (limited to 'lldb/source/Plugins/Process/gdb-remote/GDBRemoteRegisterContext.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud