summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/python_api/default-constructor
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@intel.com>2019-02-20 21:35:05 +0000
committerCraig Topper <craig.topper@intel.com>2019-02-20 21:35:05 +0000
commit55cc7eb5cbfc3cb5faa0e288ebc6aefdb916dccb (patch)
tree5a483ed7331fd3a2e6cc3eab0ee9b45e9f9fed20 /lldb/packages/Python/lldbsuite/test/python_api/default-constructor
parent198cc305e985accb3ba74f64e38fd5b3146fe6f4 (diff)
downloadbcm5719-llvm-55cc7eb5cbfc3cb5faa0e288ebc6aefdb916dccb.tar.gz
bcm5719-llvm-55cc7eb5cbfc3cb5faa0e288ebc6aefdb916dccb.zip
[X86] Add test cases to show missed opportunities to remove AND mask from BTC/BTS/BTR instructions when LHS of AND has known zeros.
We can currently remove the mask if the immediate has all ones in the LSBs, but if the LHS of the AND is known zero, then the immediate might have had bits removed. A similar issue also occurs with shifts and rotates. I'm preparing a common fix for all of them. llvm-svn: 354520
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/python_api/default-constructor')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud