summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSiva Chandra <sivachandra@google.com>2015-06-04 22:04:04 +0000
committerSiva Chandra <sivachandra@google.com>2015-06-04 22:04:04 +0000
commitd772ef3d9f8f54928043bdf4cb1518e82d254542 (patch)
treedd1097d8f15ec5319323c6f0e0220c153e2873cf
parent348efdbd36ec741b662e69dc61d820d271357580 (diff)
downloadbcm5719-llvm-d772ef3d9f8f54928043bdf4cb1518e82d254542.tar.gz
bcm5719-llvm-d772ef3d9f8f54928043bdf4cb1518e82d254542.zip
[TestGdbRemoteRegisterState] Do not flip ARM *psr register in the test
Summary: Not all of that register is readable/writable in user mode. This means that even if the inferior is stopped, parts of the register could be changing. So, do not flip this register to check if its value can be restored. Reviewers: tberghammer, chaoren Reviewed By: tberghammer Subscribers: rengolin, aemerson, lldb-commits Differential Revision: http://reviews.llvm.org/D10204 llvm-svn: 239104
-rw-r--r--lldb/test/tools/lldb-server/gdbremote_testcase.py3
1 files changed, 3 insertions, 0 deletions
diff --git a/lldb/test/tools/lldb-server/gdbremote_testcase.py b/lldb/test/tools/lldb-server/gdbremote_testcase.py
index 07390392487..ed45845090a 100644
--- a/lldb/test/tools/lldb-server/gdbremote_testcase.py
+++ b/lldb/test/tools/lldb-server/gdbremote_testcase.py
@@ -1065,6 +1065,9 @@ class GdbRemoteTestCaseBase(TestBase):
# This is a 2-letter register name that ends in "s", like a segment register.
# Don't try to bit flip these.
return False
+ if re.match("^(c|)psr$", reg_info["name"]):
+ # This is an ARM program status register; don't flip it.
+ return False
# Okay, this looks fine-enough.
return True
OpenPOWER on IntegriCloud