diff options
| author | Stephen Canon <scanon@apple.com> | 2018-07-19 22:46:42 +0000 |
|---|---|---|
| committer | Stephen Canon <scanon@apple.com> | 2018-07-19 22:46:42 +0000 |
| commit | 8995c5f0f617769edbfb3e7c8510957feaa27501 (patch) | |
| tree | 5092f76d1fb5eea7bff5d76ceec38460a5723a4a | |
| parent | df81b979271c950811260bfd55609f116b80ec4a (diff) | |
| download | bcm5719-llvm-8995c5f0f617769edbfb3e7c8510957feaa27501.tar.gz bcm5719-llvm-8995c5f0f617769edbfb3e7c8510957feaa27501.zip | |
Skip out of SimplifyDemandedBits for BITCAST of f16 to i16
Mirrors the existing exit path for f128, avoiding a crash later on.
Differential Revision: https://reviews.llvm.org/D49524
llvm-svn: 337506
| -rw-r--r-- | llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 1 | ||||
| -rw-r--r-- | llvm/test/CodeGen/X86/pr38038.ll | 10 |
2 files changed, 11 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp b/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp index fbe74f27b8f..4c885f90363 100644 --- a/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp +++ b/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp @@ -1187,6 +1187,7 @@ bool TargetLowering::SimplifyDemandedBits(SDValue Op, bool OpVTLegal = isOperationLegalOrCustom(ISD::FGETSIGN, VT); bool i32Legal = isOperationLegalOrCustom(ISD::FGETSIGN, MVT::i32); if ((OpVTLegal || i32Legal) && VT.isSimple() && + Op.getOperand(0).getValueType() != MVT::f16 && Op.getOperand(0).getValueType() != MVT::f128) { // Cannot eliminate/lower SHL for f128 yet. EVT Ty = OpVTLegal ? VT : MVT::i32; diff --git a/llvm/test/CodeGen/X86/pr38038.ll b/llvm/test/CodeGen/X86/pr38038.ll new file mode 100644 index 00000000000..42ade7c5a76 --- /dev/null +++ b/llvm/test/CodeGen/X86/pr38038.ll @@ -0,0 +1,10 @@ +; RUN: llc < %s +; PR38038 + +define i8 @crash(half) { +entry: + %1 = bitcast half %0 to i16 + %.lobit = lshr i16 %1, 15 + %2 = trunc i16 %.lobit to i8 + ret i8 %2 +} |
