summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorOwen Anderson <resistor@mac.com>2011-10-31 17:17:32 +0000
committerOwen Anderson <resistor@mac.com>2011-10-31 17:17:32 +0000
commit40703f4252f87472fa6563d0403e3949e710ac10 (patch)
treeaddd52a439b8f4bed0095c2b8f3f2a5b0fc35a4c
parent2f1a6c3f015c6a7db51ef51f99519f88c43f894a (diff)
downloadbcm5719-llvm-40703f4252f87472fa6563d0403e3949e710ac10.tar.gz
bcm5719-llvm-40703f4252f87472fa6563d0403e3949e710ac10.zip
More not-crashing NEON disassembly updates for the vld refactoring.
llvm-svn: 143351
-rw-r--r--llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp4
-rw-r--r--llvm/test/MC/Disassembler/ARM/neon.txt2
2 files changed, 6 insertions, 0 deletions
diff --git a/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp b/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
index 92a4cdca517..88700244fe6 100644
--- a/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
+++ b/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
@@ -2142,6 +2142,10 @@ static DecodeStatus DecodeVLDInstruction(llvm::MCInst &Inst, unsigned Insn,
case ARM::VLD1d16Twb_fixed:
case ARM::VLD1d32Twb_fixed:
case ARM::VLD1d64Twb_fixed:
+ case ARM::VLD1d8Qwb_fixed:
+ case ARM::VLD1d16Qwb_fixed:
+ case ARM::VLD1d32Qwb_fixed:
+ case ARM::VLD1d64Qwb_fixed:
case ARM::VLD1d8wb_register:
case ARM::VLD1d16wb_register:
case ARM::VLD1d32wb_register:
diff --git a/llvm/test/MC/Disassembler/ARM/neon.txt b/llvm/test/MC/Disassembler/ARM/neon.txt
index 4102f2271b9..fe315f8eeb0 100644
--- a/llvm/test/MC/Disassembler/ARM/neon.txt
+++ b/llvm/test/MC/Disassembler/ARM/neon.txt
@@ -1859,4 +1859,6 @@
0x1d 0x76 0x66 0xf4
# CHECK: vld1.8 {d23, d24, d25}, [r6, :64]!
+0x9d 0x62 0x6f 0xf4
+# CHECK: vld1.32 {d22, d23, d24, d25}, [pc, :64]!
OpenPOWER on IntegriCloud