summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2010-10-29 16:50:53 +0000
committerJim Grosbach <grosbach@apple.com>2010-10-29 16:50:53 +0000
commit305ec65927b64b9b35406c6680d0751df29b36c2 (patch)
treef353c50a6dfbabab84e68f3353cc1d1497111ea9
parent15aedf93bfc7fc394843a653339916c81897fec9 (diff)
downloadbcm5719-llvm-305ec65927b64b9b35406c6680d0751df29b36c2.tar.gz
bcm5719-llvm-305ec65927b64b9b35406c6680d0751df29b36c2.zip
Revert 117660. Apparently it's not as trivial as that...
llvm-svn: 117663
-rw-r--r--llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp b/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp
index 857352bfea1..b09dcd080f1 100644
--- a/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp
+++ b/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp
@@ -236,9 +236,9 @@ public:
bool isMemMode5() const {
+ // FIXME: Is this right? What about postindexed and Writeback?
if (!isMemory() || Mem.OffsetIsReg || Mem.OffsetRegShifted ||
- Mem.Preindexed || Mem.Negative || Mem.Postindexed ||
- Mem.Writeback)
+ Mem.Preindexed || Mem.Negative)
return false;
return true;
OpenPOWER on IntegriCloud